A synchronous read cycle of a 21.1-MHz bus has 2 wait states and no block transfer cycle. How long does it take to read 53 kB of data if the bus is 128 bits wide and there is 2 clock cycle(s) before and 1 clock cycle(s) after the wait state(s)? (Give your answer in microseconds to one decimal place.)