Home / Expert Answers / Electrical Engineering / you-are-designing-a-10-bit-dac-using-a-current-steering-architecture-with-a-6-4-partially-segmented-pa214

(Solved): You are designing a 10-bit DAC using a current-steering architecture, with a 6:4 partially segmented ...



You are designing a 10-bit DAC using a current-steering architecture, with a 6:4 partially segmented structure. To cancel even-order harmonic components, the DAC output is to be differential (OUT / OUTB), and the binary array will use an R-2R structure. In this case, to make the differential DAC output voltage have a peak-to-peak value of 640 mVp-p (i.e., from -320 mV to +320 mV), you must determine: The current value Iseg used in the segmented array structure The current value Ibin used in the R-2R binary array Also, explain why these current values were chosen. Assume: The total output impedance of the binary array’s R-2R network is 50 ?, The external load resistance RL connected to both OUT and OUTB is also 50 ?. Only a single-ended DAC structure is given in the lecture notes—refer to this when solving for the differential DAC.



We have an Answer from Expert

View Expert Answer

Expert Answer


We have an Answer from Expert

Buy This Answer $5

Place Order

We Provide Services Across The Globe