(Solved):
Consider the datapath shown in the diagram below. In a certain clock cycle, the following signals ...
Consider the datapath shown in the diagram below. In a certain clock cycle, the following signals are active IdA, IdC, sel3, sel4. All other signals are not active (equal to logic ' 0 '). Which RTL operations will be carried out in this clock \[ \begin{array}{l} A \leftarrow A+B \\ A \leftarrow A+1 \\ A \leftarrow X \\ A \leftarrow 0 \\ B \leftarrow A+B \\ B \leftarrow A+1 \\ B \leftarrow X \\ B \leftarrow 0 \\ C \leftarrow A+B \end{array} \]