Design (using mixed modeling (i.e. any combination of behavior, dataflow and structural modeling) in VHDL), simulate (using Xilinx Vivado tool) and implement & test (using Xilinx FPGA Basys 3 board) the following: A sequence detector that detects 0010 and 101.