Question 2: Design a Synchronous MOD-5 Counter using T Flip Flop. Steps Required: State Diagram, Next State Table, Transition Table, k-map for all Flip-Flops, Equations by POS and a combined logic circuit. Transition Table are given for each Flip-Flops respectively. \table[[
Q
,
Q_((Nent))
,
S
,
R